

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet

1


of

1

Complete if Known

Application Number	09/608,624
Filing Date	June 30, 2000
First Named Inventor	Stephan J. JOURDAN et al.
Art Unit	2183
Examiner Name	Henry Tsai

Attorney Docket Number 02207/8609



U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Document Number		Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number - Kind Code ² (if known)	Publication Date MM-DD-YYYY		
115		US- 6,535,959	03-18-03	Ramprasad et al.	
115		US- 6,427,188	07-30-02	Lyon et al.	
115		US- 5,924,092	07-1999	Johnson	
115		US- 5,913,223	06-15-99	Sheppard et al.	
115		US Publication No. 2002/0078327 A1	06-20-02	Jourdan et al.	

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Foreign Patent Document		Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	English Abstract
		Country Code ³ - Number ⁴ - Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY			

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
115		Bellas et al., "Architectural and Compiler Techniques for Energy Reduction in High Performance Microprocessors," <i>IEEE Transactions on VLSI</i> , Vol. 8, No. 3, June 2000, pp. 317-326.	
115		Glaskowsky, Peter N., "Pentium 4 (Partially) Previewed," <i>Microprocessor Report</i> , Vol. 14, Archive 8, August 2000, p. 1, pp. 11-13.	
115		Manne et al., "Pipeline Gating: Speculation Control for Energy Reduction," <i>ACM SIGARCH, Proceedings of the 23rd Annual International Symposium on Computer Architecture</i> , IEEE Computer Society Tech. Comm. on Computer Architecture, June 27-July 1, 1998, Barcelona, Spain, pp. 132-141.	
115		Papworth, David B., "Tuning the Pentium Pro Microarchitecture," <i>IEEE Micro</i> , IEEE Computer Society, Vol. 16, No. 2, April 1996, pp.8-15.	
115		Solomon et al., "Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA," <i>ISLPED '01</i> , August 6-7, 2001, Huntington Beach, CA, pp. 4-9.	
115		Upton, Michael, "The Intel Pentium® 4 Processor," http://www.intel.com/pentium4 , October 2000, 15 pp.	

Examiner Signature

Henry Tsai

Date Considered

12/23/04

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 600. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. *Applicant's unique citation designation number (optional). *See Kinds of Patent Documents at www.uspto.gov or MPEP 901.04. "Examiner that issued the document, by the two-letter code (WPO Standard §7.3)." For Japanese patent documents, the indicator of the year of the reign of the Emperor must precede the serial number of the cited document. ³Kind of document by the appropriate symbols as indicated on the document under WPO Standard §7. 16 if possible.⁴Applicant is to place a check mark here if English language translation is attached.⁵The citation is required to take 2 hours to complete, including patent, reprint, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.